FAIRCHILD

SEMICONDUCTOR

DM74ALS646 Octal 3-STATE Bus Transceiver and Register

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic level drive provides this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without the need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74ALS646 are edge-triggered Dtype flip-flops. On the positive transition of the clock (CAB or CBA), the input bus data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data, and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between store and real-time data.

The enable \overline{G} and direction control pins provide four modes of operation: real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internally stored data transfer to bus A or B.

When the enable \overline{G} pin is LOW, the direction pin selects which bus receives data. When the enable G pin is HIGH, both buses become disabled yet their input function is still enabled.

Ordering Code

Order Number	Package Number	Package Description			
DM74ALS646WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide			
DM74ALS646NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.			

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer outputs drive bus lines directly
- Multiplexed real-time and stored data
- Independent registers for A and B buses

DM74ALS646

Connection Diagram

САВ —	1	24	-v _{cc}
SAB —	2	23	— CBA
DIR —	3	22	— SBA
A1 —	4	21	Ē
A2 —	5	20	— B1
A3 —	6	19	— B2
A4 —	7	18	— B3
A5 —	8	17	— B4
A6 —	9	16	— B5
A7 —	10	15	— B6
A8 —	11	14	— B7
GND —	12	13	— B8


Function Table

	Inputs			Data I/O	(Note 1)	Operation or Function			
G	DIR	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8		
Х	Х	↑	Х	Х	Х	Input	Not Specified	Store A, B Unspecified	
Х	Х	Х	↑	Х	Х	Not Specified	Input	Store B, A Unspecified	
Н	Х		↑	Х	Х	Input	Input	Store A and B Data	
Н	Х	H/L	H/L	Х	Х	Input	Input	Isolation, Hold Storage	
L	L	Х	Х	Х	L	Output	Input	Real-Time B Data to a Bus	
L	L	Х	H/L	Х	Н	Output	Input	Stored B Data to a Bus	
L	н	Х	Х	L	Х	Input	Output	Real-Time A Data to B Bus	
L	н	H/L	Х	Н	Х	Input	Output	Stored A Data to B Bus	

H = HIGH Logic Level L = LOW Logic Level X = Don't Care (Either LOW or HIGH Logic Levels including transitions) H/L = Either LOW or HIGH Logic Level excluding transitions ↑ = Positive going edge of pulse

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

Logic Diagram



Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free-Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ _{JA}	
N Package	44.5°C/W
M Package	80.5°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage		5	5.5	V
V _{IH}	HIGH Level Input Voltage				V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-15	mA
I _{OL}	LOW Level Output Current			24	mA
f _{CLK}	Clock Frequency			40	MHz
t _W	Pulse Duration, Clocks LOW or HIGH				ns
t _{SU}	Data Setup Time, A before CAB or B before CBA (Note 3)	10↑			ns
t _H	Data Hold Time, A after CAB or B after CBA (Note 3)	0↑			ns
T _A	Free Air Operating Temperature			70	°C
Note 3: ↑ = With	reference to the LOW-to-HIGH transition of the respective clock.		4		

Electrical Characteristics

Symbol	Parameter	Test	Min	Тур	Max	Units	
V _{IC}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	V
V _{он}	HIGH Level	$V_{CC} = 4.5V$ to 5.5V	$I_{OH} = -0.4 \text{ mA}$	V _{CC} – 2			
	Output Voltage	$V_{CC} = Min$	I _{OH} = -3 mA	2.4	3.2		V
			I _{OH} = Max	2			
V _{OL}	LOW Level	$V_{CC} = Min$	I _{OL} = 12 mA		0.25	0.4	
	Output Voltage		I _{OL} = 24 mA		0.35	0.5	V
			I _{OL} = 48 mA		0.35	0.5	
Input Current at N	Input Current at Maximum	V _{CC} = Max	I/O Ports, V _I = 5.5V			100	
	Input Voltage		Control Inputs, V _I = 7V			100	μA
н	HIGH Level Input Current	V _{CC} = Max, V _I = 2.7V (Note 4)				20	μΑ
I _{IL} LOW Level	LOW Level	V _{CC} = Max,	Control Inputs			-200	μA
	Input Current	V _I = 0.4V, (Note 4)	I/O Ports			-200	μΑ
l ₀	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA
СС	Supply Current	V _{CC} = Max	Outputs HIGH		47	76	
			Outputs LOW		55	88	mA
			Outputs Disabled		55	88	

Note 4: For I/O ports the 3-STATE output currents (I_{OZH} and I_{OZL}) are included in the I_{IH} and I_{IL} parameters.

	Parameter	Conditions	From (Input) To (Output)	Min	Max	Uni
t _{PLH}	Propagation Delay Time	$V_{CC} = 4.5V$ to 5.5V,	CBA or CAB	10	30	ns
	LOW-to-HIGH Level Output	C _L = 50 pF,	to A or B	10	00	110
t _{PHL}	Propagation Delay Time	$R_1=R_2=500\Omega,$	CBA or CAB	5	17	ns
	HIGH-to-LOW Level Output	$T_A = Min$ to Max	to A or B	5	17	115
t _{PLH}	Propagation Delay Time		A or B to	5	20	
	LOW-to-HIGH Level Output		B or A	5	20	ns
t _{PHL}	Propagation Delay Time		A or B to	3	12	ns
	HIGH-to-LOW Level Output		B or A	5	12	113
t _{PLH}	Propagation Delay Time		SBA or SAB			
	LOW-to-HIGH Level Output		to A or B	12	35	ns
	(with A or B LOW) (Note 5)					
t _{PHL}	Propagation Delay Time		SBA or SAB			
	HIGH-to-LOW Level Output		to A or B	5	20	ns
	(with A or B LOW) (Note 5)					
t _{PLH}	Propagation Delay Time		SBA or SAB			
	LOW-to-HIGH Level Output		to A or B	6	25	ns
	(with A or B HIGH) (Note 5)					
t _{PHL}	Propagation Delay Time		SBA or SAB			
	HIGH-to-LOW Level Output		to A or B	5	20	ns
	(with A or B HIGH) (Note 5)					
t _{PZH}	Output Enable Time		G to			
7211	to HIGH Level Output		A or B	3	17	ns
taai	Output Enable Time	—	G to			
t _{PZL}	to LOW Level Output		A or B	5	20	ns
			_		-	-
t _{PHZ}	Output Disable Time		G to	1	10	ns
	from HIGH Level Output		A or B			
t _{PLZ}	Output Disable Time		G to	2	16	ns
	from LOW Level Output		A or B		_	_
t _{PZH}	Output Enable Time		DIR to	6	30	ns
	to HIGH Level Output		A or B	-		
t _{PZL}	Output Enable Time		DIR to	5	25	ns
	to LOW Level Output		A or B	-		
t _{PHZ}	Output Disable Time		DIR to	1	10	ns
	from HIGH Level Output		A or B			
t _{PLZ}	Output Disable Time		DIR to	2	16	ns
	from LOW Level Output		A or B	-		

